In this lecture, we continue our discussion of virtual memory mapping techniques, including multi-level page tables. We examine the x86 page-table mapping mechanisms and use of segment registers in modern operating systems. We continue our discussion by examining the need for caching of translations using the TLB.